What is Von Neumann bottleneck and how to resolve it?

In this article we are going to learn about:

• what is von neumann bottleneck?
• cpu memory speed disparity concept

---

What is von neumann bottleneck?

CPUs processing speed is much faster in comparsion to the main memory (RAM) as a result the CPU needs to wait longer to obtain data-word from the memory. This is because CPU uses registers embedded within it and registers are very fast. Main memory is not able to match up the speed of register thus resulting in speed disparity.

 

This CPU memory speed disparity stated above is known as Von Neumann bottleneck.

The above Von Neumann bottleneck is a limitation to the Von Neumann architecture computer. Due to this limitation the computer performance takes a hit. 

 

But in real life scenario the performance of the computer should not decrease. Thus to resolve this bottleneck issue something has to be done. We will discuss below on how to overcome Von Neumann Bottleneck.

 

Please check our video tutorial on what is von neumann bottleneck? & How to resolve it?

 

---

How can this CPU memory speed disparity be resolved?

This problem of Von Neumann bottleneck can be solved in two ways:

1. Use of cache memory between CPU and main memory
2. Using RISC computers

This performance problem can be reduced by introducing a cache memory (special type of fast memory) in between the CPU and the main memory.

This is because the speed of the cache memory is almost same as that of the CPU. So there is no waiting time for CPU and data-word to come to it for processing.

 

Another way of solving the problem is by using special type of computer known as Reduced Instruction Set Computers (RISC).

The main intention of the RISC is to reduce the total number of memory references made by the CPU; instead it uses large number of registers for the same purpose.

 

This wraps up our session on Von Neumann bottleneck and how to resolve the bottleneck issue.

 

Learn in depth about other related concepts in Computer organization and architecture tutorial